



FORM PTO-1449

INFORMATION ASSURANCE CITATION  
IN AN APPLICATION

(Use several sheets if necessary)

Docket Number (Optional)

162.7106USU

Application Number

10/896,071

Applicant

Bhattacharya et al.

Filing Date

June 29, 200

Group Art Unit

2811

## U. S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE

## FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	Translation	
						YES	NO

## OTHER DOCUMENTS (including Author, Title, Date, Pertinent Pages, Etc.)

TD	Kazuo Taki, " <i>A Survey for Pass-Transistor Logic Technologies</i> ", IEEE, 1998.
TD	Mineo Kaneko and Jialin Tian, " <i>Concurrent Cell Generation and Mapping for CMOS Logic Circuits</i> ", IEEE, 1997.
TD	C. P. Liu and J. A. Abraham, " <i>Transistor Level synthesis for Static CMOS Combinational Circuits</i> ", Proc. 9 <sup>th</sup> Great Lake Symposium on VLSI, pp. 172-175, 1999.

EXAMINER <i>Umando</i>	DATE CONSIDERED <i>6/12/03</i>
---------------------------	-----------------------------------

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP §609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.

FORM PTO-1449

Docket Number (Optional)

Application Number

162.7106USU

09/896,071

Applicant

Bhattacharya et al.

Filing Date

June 29, 2001

Group Art Unit

2811

INFORMATION DISCLOSURE CITATION  
IN AN APPLICATION

Use several sheets if necessary)

## U. S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE

## FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	Translation	
						YES	NO

## OTHER DOCUMENTS (including Author, Title, Date, Pertinent Pages, Etc.)

TD	S. Gavrilov, A. Glebov, "Library-Less Synthesis for Static CMOS Combinational Logic Circuits", Research Institute for BLSI CAD Systems, Russian Academy of Science, IEEE 1997.
TD	C. Yang and M. Ciesielski, "Synthesis for Mixed CMOS/PTL Logic: Preliminary Results", Department of Electrical and Compute Engineering, University of Massachusetts.

EXAMINER

Ulvendo

DATE CONSIDERED

6/12/03

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP §609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.